High-Throughput Hardware Design for the AV1 Decoder Switchable Loop Restoration Filters

نویسندگان

چکیده

This paper presents a high-throughput hardware design for the Switchable Loop Restoration Filter (SLRF) of AOM Video 1 (AV1) video format. includes two filters defined at AV1 SLRF: Separable Symmetric Normalized Wiener (SSNWF) and Dual Self- Guided (DSGF). The SLRF is last step in loop restoration filters, it used to attenuate blurring artifacts, improving subjective quality coding efficiency. designed targeted decoderand able process up 4K Ultra-High Definition (4K UHD) videos (with 3840x2160 pixels) 60 frames per second (fps) real-time. In order cover different scenarios, other target throughputs were also evaluated: UHD 30fps Full HD (FHD) 1920x1080 30fps. architectures synthesized standard cells using 40 nm TSMC library. SSNWF DSGF 37.38 Kgates 177.58 kgates all evaluated scenarios. Depending on scenario, power dissipation varied from 8.25mWto 26.95mWand 57.19 mW 115.02 mW. first literature presenting with its filters.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High-throughput Hardware Decoder Implementation for Optical Deep-space Communications

Future space missions will have to meet the demand for very high data rates. Transmission of scientific data and other high-bandwidth communications from deep space back to Earth are among the key challenges coming along with next-generation missions to the Moon and beyond. Optical communication has gained significant interest recently as a promising candidate to offer these high data rates. Co...

متن کامل

Design and Implementation of a High-Throughput CABAC Hardware Accelerator for the HEVC Decoder

HEVC is the new video coding standard of the Joint Collaborative Team on Video Coding. As in its predecessor H.264/AVC, Context-based Adaptive Binary Arithmetic Coding (CABAC) is a throughput bottleneck. This paper presents a hardware acceleration approach for transform coefficient decoding, the most time consuming part of CABAC in HEVC. In addition to a baseline design, a pipelined architectur...

متن کامل

Design and VLSI Implementation of a High Throughput Turbo Decoder

Turbo codes are one of the most efficient error correcting code which approaches the Shannon limit. However the major drawback of turbo codes is its high latency due to its iterative decoding process. The high throughput in turbo decoder can be achieved by parallelizing several Soft Input Soft Output(SISO) units together. In this way, multiple SISO decoders work

متن کامل

High-Throughput Irregular LDPC Decoder

Abstract— This paper presents a high-throughput area-efficient decoder design for the irregular Quasi-Cyclic (QC) Low-Density Parity-Check (LDPC) codes. Two new techniques are proposed, including parallel layered decoding architecture (PLDA) and critical path splitting. PLDA enables parallel processing for all layers by establishing dedicated message passing paths among them. The decoder avoids...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: JICS. Journal of integrated circuits and systems

سال: 2023

ISSN: ['1807-1953', '1872-0234']

DOI: https://doi.org/10.29292/jics.v18i1.667